

**DEVICE
ENGINEERING
INCORPORATED**

385 East Alamo Drive
Chandler, AZ 85225
Phone: (480) 303-0822
Fax: (480) 303-0824
E-mail: admin@deiaz.com


DEI3283

DUAL ARINC 429 LINE RECEIVER

FEATURES

- Two separate analog receiver channels
- Converts ARINC 429 levels to serial data
- ARINC 429 inputs withstand +/-200V
- TTL inputs to test complete analog/digital RX function
- TTL and CMOS compatible outputs
- Low power dissipation
- Internal band gap voltage reference
- MIL-STD-883B burn-in screening available
- Package Options: 20 Lead ceramic DIP, 20 Terminal ceramic LCC, and 20 Lead SOIC
- Direct replacement for Fairchild/Raytheon RM3283 and RM3183 and Holt HI-8482

FUNCTION DIAGRAM





Description

The DEI3283 consists of two analog ARINC 429 receivers which take differentially encoded ARINC level data and convert it to serial TTL level data. The DEI3283 provides two complete analog ARINC receivers with no external components required. Input level shifting thin film resistors and bipolar technology allow ARINC input voltage transients up to $\pm 200V$ without damage to the DEI3283. Each channel is identical, featuring symmetrical propagation delays for better high speed performance. Input common mode rejection is excellent and threshold voltage is stable, independent of supply voltage. Data outputs are TTL and CMOS compatible. Two TTL compatible test inputs used to test the ARINC channels are available. They can be used to override the ARINC input data and set the channel outputs to a known state. The DEI ARINC line driver family IC's are companion chips to the DEI3283 line receiver. Together they provide the analog functions needed for the ARINC 429 interface.

Functional Description

The DEI3283 contains two discrete ARINC 429 receiver channels. Each channel contains three main sections: a resistor input network, a window comparator, and a logic output buffer stage. The first stage provides over voltage protection and biases the signal using voltage dividers and current sources, providing excellent input common mode rejection. The test inputs are provided to set the outputs to a predetermined state for built-in channel test capability. If the test inputs are not used, they should be grounded. The window comparator section detects data from the resistor input network. A LOGIC 1 corresponds to ARINC "High" state (OUTA) and a LOGIC 0, to ARINC "Low" state (OUTB). An ARINC "Null" state at the inputs forces both outputs to LOGIC 0. Threshold and hysteresis voltages are generated by a band gap voltage reference to maintain stable switching characteristics over temperature and power supply variations. The output stage generates a TTL compatible logic output capable of driving 3mA of load.

Pin Assignments



PIN	NAME	DESCRIPTION
1	-Vs	Supply Voltage (-15V)
2	TEST A	Logic Input, see functional characteristics.
3	CAP2B	A429 INPUT, Ch 2, B Capacitor node
4	IN2B	A429 INPUT, Ch 2, B input
5	OUT2B	Logic Output, Ch 2, B's output
6	IN2A	A429 INPUT, Ch 2, A input
7	CAP2A	A429 INPUT, Ch 2, A Capacitor node

PIN	NAME	DESCRIPTION
8	OUT2A	Logic Output, Ch 2, A's output
9	+VL	Supply Voltage (+5V)
10	NC	
11	+VS	Supply Voltage (+15V)
12	OUT1B	Logic Output, Ch 1, B's output
13	NC	
14	GND	Supply Return
15	OUT1A	Logic Output, Ch 1, A's output
16	IN1B	A429 INPUT, Ch 1, B input
17	CAP1B	A429 INPUT, Ch 1, B Capacitor node
18	IN1A	A429 INPUT, Ch 1, A input
19	CAP1A	A429 INPUT, Ch 1, A Capacitor node
20	TESTB	Logic Input, see functional characteristics.

Absolute Maximum Ratings

Parameter	Min.	Max.	Units
Supply Voltage:			
+VS to -VS		+36	V
+VS to GND		+20	V
-Vs to GND	-20		V
+VL Voltage		+7	V
Logic Input Voltage	-0.3	+VL + 0.3	V
ARINC 429 Input Voltage	-200	+200	V
Temperature Range			
Storage	-65	+150	°C
Operating	-55	+125	°C
Junction Temperature			
Ceramic	-55	+175	°C
Plastic	-55	+145	°C
Lead Soldering Temperature (60 sec., DIP, LCC)		+300	°C
Peak Body Temperature, J-STD-020 (SOIC)		+235	°C

Thermal Characteristics (Still air, soldered on a PC board)

Parameter	LCC	DIP	SOIC
Thermal Resistance, θ_{JA}	55°C/W	70°C/W	85°C/W
Thermal Resistance, θ_{JC} (1)	20°C/W	28°C/W	30°C/W

Note: 1. MIL-STD-1835.

Recommended Operating Conditions

Symbol	Parameters	Min.	Max.	Units
+Vs	Positive Supply Voltage	13.5	16.5	V
-Vs	Negative Supply Voltage	-16.5	-13.5	V
+VL	+VL Supply Voltage	4.5	5.5	V
T _{op}	Case Temperature			
	Ceramic	-55	+125	C
	Plastic: -SA	-40	+125	C
	-SE	-55	+85	C

Electrical Characteristics



Symbol	Parameter	Conditions (1,2)	Min.	Max.	Units
POWER SUPPLIES					
ICC	+VS (+15V) Supply Current	Supply = +/- 16.5V, VI = 5.0V, Test Inputs = 0V Test Inputs = 5V	3.5 3.5	6.0 6.0	mA
IEE	-Vs (-15V) Supply Current	Supply = +/- 16.5V, VI = 5.0V, Test Inputs = 0V Test Inputs = 5V	7.5 11.0	12.0 18.5	mA
IL	+VL (+5V) Supply Current	Supply = +/- 16.5V, VI = 5.0V, Test Inputs = 0V Test Inputs = 5V	4.5 10.8	9.0 17.6	mA
A429 INPUTS					
VHH	NULL to 1 transition, V(INA) – V(INB)	Supply = +/-15.0V, VI = 5.00V Test inputs = 0V VINB = -2.50V	5.70	6.30	V
VHL	1 to NULL transition, V(INA) – V(INB)	Supply = +/-15.0V, VI = 5.00V Test inputs = 0V VINB = -2.50V	4.50	5.50	V
VHHYS	1 to NULL transition hysteresis	VHH-VHL	0.8	1.2	V
VLL	NULL to 0 transition, V(INA) – V(INB)	Supply = +/-15.0V, VI = 5.00V Test inputs = 0V VINB = +2.50V	-6.30	-5.70	V
VHL	0 to NULL transition, V(INA) – V(INB)	Supply = +/-15.0V, VI = 5.00V Test inputs = 0V VINB = +2.50V	-5.50	-4.50	V
VLHYS	0 to NULL transition hysteresis	VLL-VLH	-1.2	-0.8	V
VCM	Input common mode voltage range		-13	+13	V
RINGND	Input resistance, Input to GND	Unpowered, INA to GND, INB to GND	20	30	kΩ
RIN	Input resistor, INA to CAPA, INB to CAPB	Unpowered INA to CAPA, INB to CAPB	8.5	11.5	kΩ
CIN	Input capacitance, INA to GND, INB to GND	(3)		10	pF
TEST LOGIC INPUTS					
VIH	LOGIC 1 input voltage	Functional Test	2.0		V
VIL	LOGIC 0 input voltage	Functional Test		0.9	V
IIH	LOGIC 1 input current	VIH = 5V Supply = +/-15.0V, VI = 5.00V	0	300	μA
IIL	LOGIC 0 input current	VIL = 0.8V Supply = +/-15.0V, VI = 5.00V	0	40	μA
LOGIC OUTPUTS					
VOH	LOGIC 1 output voltage	Vsupply = +/-15.0V, VI = 5.0V IOH = -100uA (Room Temp) IOH = -2.8mA	4.0 3.5		V V
VOL	LOGIC 0 output voltage	Vsupply = +/-15.0V, VI = 5.0V IOL = 100uA (Room Temp) IOL = 2.0mA		0.1 0.8	V V

Symbol	Parameter	Conditions (1,2)	Min.	Max.	Units
Tr	Output rise time	CL = 60 pF (4)	10	70	ns
Tf	Output Fall Time	CL = 60 pF (4)	10	70	ns
TPLH	Prop delay, A429 to LH output	A429 In = 0 to 10V (4) CAPA, CAPB, OUT CL = 60 pF		1500	ns
TPHL	Prop delay, A429 to HL output	A429 In = 0 to 10V (4) CAPA, CAPB, OUT CL = 60 pF		1500	ns
DTP	Matching of TPLH and TPHL	TPLH-TPHL (4)		500	ns
TPTLH	Prop delay, TESTA/B to LH output	CL = 60 pF, VIN = 0.8V/2.0V (4)	400	600	ns
TPTHL	Prop delay, TESTA/B to HL output	CL = 60 pF, VIN = 0.8V/2.0V (4)	800	1300	ns

Notes:


1. Unless otherwise noted, currents flowing in to DUT are positive, Currents flowing out of DUT are negative, Voltages are referenced to Ground.
2. Unless otherwise noted, Tcase = -55°C to +125°C for -xMx, -40°C to +125°C for -xAx, and -55°C to +85°C for -xEx versions; +VS = +13.5 to 16.5V, -Vs = -13.5 to -16.5V, +VL = 4.5 to 5.5V.
3. Guaranteed by design. Not production tested.
4. Sample tested.

AC Test Waveforms



Functional Characteristics

ARINC Inputs V(A) – V(B)	Test Inputs		Outputs		Output State
	TEST A	TEST B	OUT_A	OUT_B	
Null	0	0	0	0	Null
Low	0	0	0	1	Low
High	0	0	1	0	High
X	0	1	0	1	Low
X	1	0	1	0	High
X	1	1	0	0	Null



Parameter	Characteristics (100KBS)		
	min	max	units
Time Y	9.75	10.25	uS
Time X	4.87	5.13	uS
Pulse rise time	0.5	2	uS
Pulse fall time	0.5	2	uS
Vhigh	+7.25	11	V diff
Vhh		+6.5	V diff
Vhl	+2.5		V diff
Vnull	-0.5	+0.5	V diff
Vll		-2.5	V diff
Vlh	-6.5		V diff
Vlow	-11	-7.25	V diff


Applications Discussion

The standard connections for the DEI3283 are shown in the figure below. Dual ±15VDC supplies are recommended for the +VS/-VS supplies. Decoupling of all supplies should be done near the IC to avoid propagation of noise spikes due to switching transients. The ground connection should be sturdy and isolated from large switching currents to provide as quiet a ground reference as possible. The noise filter capacitors are optional and are added to provide extra noise immunity by limiting bandwidth of the input signal before it reaches the window comparator stage. Two capacitors are used for each channel and they must be the same value. The suggested capacitor value for a 100 kHz operation is 39 pF. For lower data rates, larger values of capacitance may be used to yield better noise performance. To get optimum performance, the following equation can be used to calculate capacitor value for a specific data rate:

$$C_{\text{FILTER}} = \frac{3.95 \times 10^{-6}}{F_O}$$

Where C_{FILTER} is the capacitor value in pF, and F_O is the input frequency (10 kHz ≤ F_O ≤ 150 kHz).


Applications



ARINC Receiver Standard Connections

Process Flow

Process Step	Plastic Standard	Ceramic Standard	Plastic Burn-In	Ceramic Burn-In
THERMAL CYCLE MIL-STD-883B M1010.4 Condition B	NO	10 Cycles	NO	10 Cycles
CONSTANT ACCELERATION MIL-STD-883B M2001, Method D.	N/A	YES	N/A	YES
GROSS & FINE LEAK MIL-STD-883B M1014.10	N/A	YES	N/A	YES
PRE-BURN-IN Electrical Test	N/A	N/A	YES	YES
BURN IN MIL-STD-883B M1015 Condition A	N/A	N/A	160hrs @ +125 °C	160hrs @ +125 °C
FINAL ELECTRICAL TEST, Room Temperature	100%	100%	100%	100%
FINAL ELECTRICAL TEST, High Temperature	100% @ +85 or +125°C	100% @ +125°C	100% @ +85 or +125°C	100% @ +125°C
FINAL ELECTRICAL TEST, Low Temperature	0.65% AQL @ -55 or -40°C	0.65% AQL @ -55°C	0.65% AQL @ -55 or -40°C	0.65% AQL @ -55°C



Burn-In Circuit



Mechanical Dimensions

20-Lead SOIC

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.093	.104	2.35	2.65	
A1	.004	.012	0.10	0.30	
B	.013	.020	0.33	0.51	
C	.009	.013	0.23	0.32	5
D	.496	.512	12.60	13.00	2
E	.291	.299	7.40	7.60	2
e	.050 BSC		1.27 BSC		
H	.394	.419	10.00	10.65	
h	.010	.029	0.25	0.75	
L	.016	.050	0.40	1.27	3
N	20		20		6
α	0°	8°	0°	8°	
ccc	—	.004	—	0.10	

Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. "C" dimension does not include solder finish thickness.
6. Symbol "N" is the maximum number of terminals.



Moisture Sensitivity: Level 3 per JEDEC J-STD-020A


Mechanical Dimensions (continued)

20-Lead Ceramic DIP

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	—	.200	—	5.08	
b1	.014	.023	.36	.58	8
b2	.045	.065	1.14	1.65	2, 8
c1	.008	.015	.20	.38	8
D	—	1.060	—	25.92	4
E	.220	.310	5.59	7.87	4
e	.100 BSC		2.54 BSC		5, 9
eA	.300 BSC		7.62 BSC		7
L	.125	.200	3.18	5.08	
Q	.015	.060	.38	1.52	3
s1	.005	—	.13	—	6
α	90°	105°	90°	105°	

Notes:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
2. The minimum limit for dimension "b2" may be .023(.58mm) for leads number 1, 10, 11 and 20 only.
3. Dimension "Q" shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. The basic pin spacing is .100 (2.54mm) between centerlines. Each pin centerline shall be located within $\pm .010$ (.25mm) of its exact longitudinal position relative to pins 1 and 20.
6. Applies to all four corner's (leads number 1, 10, 11, and 20).
7. "eA" shall be measured at the center of the lead bends or at the centerline of the leads when " α " is 90°.
8. All leads – Increase maximum limit by .003(.08mm) measured at the center of the flat, when lead finish is applied.
9. Eighteen spaces.




Mechanical Dimensions (continued)

20-Terminal LCC

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	.060	.100	1.52	2.54	3, 6
A1	.050	.088	1.27	2.24	3, 6
B1	.022	.028	.56	.71	2
B3	.006	.022	.15	.56	2, 5
D/E	.342	.358	8.69	9.09	
D1/E1	.200 BSC		5.08 BSC		
D2/E2	.100 BSC		2.54 BSC		
D3/E3	—	.358	—	9.09	
e	.050 BSC		1.27 BSC		
h	.040 REF		1.02 REF		4
j	.020 REF		.51 REF		4
L1	.045	.055	1.14	1.40	
L2	.075	.095	1.91	2.41	
L3	.003	.015	.08	.38	5
ND/NE	5		5		
N	20		20		

Notes:

- The index feature for terminal 1 identification, optical orientation or handling purposes, shall be within the shaded index areas shown on planes 1 and 2. Plane 1, terminal 1 identification may be an extension of the length of the metallized terminal which shall not be wider than the B1 dimension.
- Unless otherwise specified, a minimum clearance of .015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.).
- Dimension "A" controls the overall package thickness. The maximum "A" dimension is the package height before being solder dipped.
- The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing. The index corner shall be clearly unique.
- Dimension "B3" minimum and "L3" minimum and the appropriately derived castellation length define an unobstructed three dimensional space traversing all of the ceramic layers in which a castellation was designed. Dimensions "B3" and "L3" maximum define the maximum width and depth of the castellation at any point on its surface. Measurement of these dimensions may be made prior to solder dripping.
- Chip carriers shall be constructed of a minimum of two ceramic layers.



Lead Finish:

The Terminals are Sn63/Pb37 solder dip over Au plate.

Ordering Information

Part Number	Package	Operating Temperature Range	Burn In
DEI3283-CMB	20 Lead Ceramic DIP	-55°C to +125°C	Y
DEI3283-CMS	20 Lead Ceramic DIP	-55°C to +125°C	N
DEI3283-EMB	20 Terminal Leadless Chip Carrier	-55°C to +125°C	Y
DEI3283-EMS	20 Terminal Leadless Chip Carrier	-55°C to +125°C	N
DEI3283-SAB	20 Lead SOIC	-40°C to +125°C	Y
DEI3283-SAS	20 Lead SOIC	-40°C to +125°C	N
DEI3283-SEB	20 Lead SOIC	-55°C to +85°C	Y
DEI3283-SES	20 Lead SOIC	-55°C to +85°C	N
DEI3283-SMB	20 Lead SOIC	-55°C to +125°C	Y
DEI3283-SMS	20 Lead SOIC	-55°C to +125°C	N

Note: The -CMB/-EMB/-SAB/-SEB/-SMB parts may be marked as -CMS/-EMS/-SAS/-SES/-SMS with a “B” stamp to denote burn-in.

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.